We have studied the characteristics of replicated resist pattern by synchrotron radiation (SR) lithography on the real topographic substrates such as a dynamic random access memory (DRAM) structure. Two type topographic structures; the step height between memory cell area and peripheral circuit area, which is regarded as the deviation of the mask/wafer gap and causes the difference of the optical image at each area, and small topographic structure in the memory cell area where the resist thickness changes continuously. It was found that the critical dimension (CD) was controlled within ±10% CD at the range of the proximity gap 14µm and a high contrast resist is effective to control the CD deviation in the memory 0 cell area. On the real DRAM topographic structure at the height of 500A, we obtained the CD deviation of 0.014µm(36) for 0.14µm transfer gate pattern. These results show SR lithography is the promising technique for giga bit scale device fabrication.
Introduction
The minimum feature size of semiconductor devices, especially for memory devices, becomes smaller with progress in their high integration. The key technology to fabricate smaller feature size patterns less than 0.2µm is a lithography technique, and many researchers make efforts to study a new lithography technique as a practical mass production technique. Especially, five lithography techniques were discussed these days, an electron beam (EB) direct writing, an ion beam, an excimer laser, a proximity x-ray and a projection x-ray. In case of the excimer laser lithography technique, required pattern size is almost same or smaller than exposed wavelength, therefore J. Photopolym. Sci. Technol., Vol. 9, No. 4, 1996 various additional techniques were needed, e.g., a phase-shifting mask, an optical proximity compensation technique and a resolution enhancement technique. Some researchers demonstrated to fabricate 0.13µm level resist patterns by using the combination of these techniques [1] , but these techniques sometimes reduce the depth of focus (DOF) and have many restrictions for pattern shape and pattern layout. On the other hand, since exposure light wavelength is very short (7 -l0A) in SR lithography, its transparency in the resist is very high and its reflection from the substrate can be negligible. These features allow SR lithography without top and bottom anti-reflecting coating (ARC) layers and to give wide DOF and exposure latitude even if substrate has a topographic structure. Moreover, no optical lens makes SR lithography available for a larger exposure field. As SR lithography has these excellent features, many researchers study SR lithography aggressively [2, 3] , and demonstrate its high performance [4] and applicability of device fabrication [5] [6] [7] [8] [9] . In this work, we applied SR lithography to fabricate 0.14µm level device structure (giga bit level DRAM) and evaluated its replicating performance on the topographic structure. XFPA, SR light is broadened vertically and the x-ray mask and wafer are exposed by the flush xray, where the beam uniformity is controlled by modifying the exposure shutter speed. On the other hand, in the XRS-200, SR light becomes a "smile" shape on the wafer. The wafer and x-ray mask are clumped and scanned simultaneously in the vertical direction at the constant speed. The peak wavelength of the exposed beam on the resist was 6.9A at the XFPA system and 7.5A at the XRS-200 system, respectively. The mask/wafer proximity gap was set to be 30µm at the device fabrication.
X-ray mask
Four x-ray masks were prepared for each SR lithography level, an isolation, a transfer gate, a bit line and a storage node. These x-ray masks were composed of 2.0µm SiC membrane, 0.5µm WTi absorber and ceramic support ring, and the exposure field size was 26x26mm2. In the calculation about the XFPA exposure system, the mask contrast and phase-shifting angle were estimated to 3.3
and -90°, on the other hand in the XRS-200 exposure system, they were estimated to 4.5 and -150°.
Exposure field was divided into four areas in the x-ray mask and different type cell arrays were placed in each area. Pattern designs for each type of memory cell are shown in Fig. 2 , where the minimum feature size is 0.14µm for every cell. Before applying to the device fabrication, we evaluated the replicating characteristics caused by two type topographic structures. In the DRAM structure, the step height between memory cell area and peripheral circuit area becomes more than 1µm. It corresponds to the change of the proximity gap. In this case, the average of the resist thickness at cell area and peripheral area are almost same, but an optical image at each area becomes slightly different. On the other hand, there is small topographic structure less than 1µm in the memory cell area, where the resist thickness changes continuously but the optical image doesn't. Therefore, it is considered that resist pattern formation is affected by resist dissolution characteristics.
In these evaluations, we used new negative tone chemically amplification resist TDUR-N908
and SAL601-ER7. Compared with the conventional resist, the features of TDUR-N908 are high resolution in spite of the high post exposure baking (PEB) temperature and shorter developing time, which allows the resist pattern replication on an alkali soluble layer such as an aluminum. The optimum exposure dosage for 0.15µm level pattern was about 100mJ/cm2 and the resist contrast was 4.4 at the optimized process conditions shown in Table I . In applying to the real device fabrication, we adjusted the resist thickness to avoid the occurrence of the resist pattern collapse. A wider distance between resist patterns in the real DRAM pattern also seemed to be effective to weaken the force due to the surface tension, and as a result, the collapse of the resist pattern was not observed at the real device fabrication.
3. Results and discussion
Replicating characteristics
To evaluate the CD controllability at the change of the proximity gap, we replicated the resist pattern at the various proximity gaps. Each exposure was carried out at the same exposure dosage and the resist thickness was controlled at almost same thickness. Figure 3 shows the resist pattern size at each mask/wafer proximity gap. In spite of the optical image change, the 0.14µm line and We evaluated the change of the resist pattern size at various resist thicknesses for different resists as shown in Fig. 4 . These exposures were carried out at the proximity gap of 20µm and the optical images are controlled same for each exposure.
In the case of SAL601-ER7, the replicated resist pattern size is sensitive for the change of the resist thickness.
On the other hand, the change of resist pattern size is very small for a wide resist thickness variation in TDUR-N908. Figure 5 shows the sensitivity curves of both resists. TDUR-N908 has higher sensitivity and resist contrast than SAL601-ER7. It is considered that higher resist contrast is effective to control the CD deviation small. In the case of higher contrast resist, the selectivity in a dissolution rate between exposed and Fig. 3 The resist pattern size at each mask/wafer 0 proximity gap. The resist thickness is 4600A and exposure dosage is 36OmJ/cm2(SAL601ER7). The CD change at various resist thicknesses for two resists. The difference of the sensitivity curves of two resists.
641 unexposed area becomes high, therefore, it is considered the dissolution rate for the horizontal direction in the exposure area becomes very low, and as a result, the resist pattern hardly dissolves for the horizontal direction at the fixed developing time. This result shows that higher contrast resist is effective to control the CD deviation on the topographic structures such as memory cell.
We also evaluated the exposure latitude for various resist thicknesses as shown in Fig. 6 
Applying to the device fabrication
Reflecting on the previous results, we fabricated the giga bit scale DRAM cell array structure by SR lithography. We applied the SR lithography to four lithography levels used the TDUR-N908.
Each substrate for lithography level was composed of SiO2 , where there was no influence to the resist pattern profile of the secondary electrons from substrates. The mask absorber and replicated resist patterns for each lithography level are shown in Fig. 7 . The replicated resist patterns were faithful to the mask absorber patterns. To evaluate the CD deviation on the real DRAM topographic structure, we measured the resist pattern size of the transfer gate. The measurement was carried out at the almost same point in each exposure field with scanning electron microscope (SEM). The CD deviation was shown in Fig. 8 . In spite of the pattern replication on the topographic structure of 500
A height, the CD deviation for 0.14µm transfer gate pattern was 0.014µm (36). As the CD deviation Mask absorber patterns and replicated resist patterns for each SR lithography level. 
